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ABSTRACT MIS-HEMT is one of the most promising structures to prohibit the unfavorable gate leakage
in conventional AlGaN/GaN HEMTs. However, the extra insulator layer introduces massive border traps
at insulator/AlGaN interface and results in the poor reliability. In this brief the energy distribution of
border traps in AlGaN/GaN MIS-HEMT gate stack is extracted and investigated through a discharging-
based trap energy profile technique. The technique adopts spot-Id sense measurement with 1 millisecond
measurement time to capture the “whole (both fast and slow)” border traps. The results are beneficial to
improve the reliability of AlGaN/GaN MIS-HEMT.
INDEX TERMS GaN MIS-HEMT, energy distribution.
I. INTRODUCTION
Owing to the large bandgap, high breakdown electric field
and high saturation electron mobility, GaN has been con-
sidered as one of the most promising candidates to replace
silicon, which is now approaching its physical limitation, in
power electric applications. The past 3 decades witness the
booming development of GaN-based high electron mobil-
ity transistors (HEMTs). Conventional AlGaN/GaN HEMTs
usually suffer from the high-gate leakage, resulting in an
unfavorable power loss during an OFF-state condition and
a low-gate overdrive during ON-state condition. MIS-HEMT
structure needs to be adopted to suppress the gate leakage.
However, due to the existence of vast number of traps in
the gate stack, the reliability of AlGaN/GaN MIS-HEMTs
becomes one of the major concerns and precludes their
commercial applications.
To improve the performance and reliability of GaN-based
MIS-HEMT, energy distribution of the border traps
at insulator/AlGaN interface need to be investigated.
Among the traditional characterization techniques on
GaN-based HEMTs, photo-assisted techniques such as
Electroluminescence (EL) characterization [1], [2] and pho-
toionization spectroscopy [3], [4] need to heavily stress
the device and will generate new traps during the mea-
surement, thus cannot be adopted to investigate the bor-
der traps’ energy distribution. Deep level transient spec-
troscopy (DLTS) [5], [6] mainly characterizes the deep level
traps as the name suggests and the test samples need to go
through repetitive CV measurements under various tempera-
tures from cryogenic temperature to high temperature, which
might also create new traps. Low frequency noise technique
could probe the overall trap density [7]–[9], but the tech-
nique relies on the assumption of uniform distribution of
traps in area, depth, and energy [10]. Tallarico et al. [11]
proposed a spatial and energy distribution extraction tech-
nique of traps in p-channel of power U-MOSFETs, but
the traps were characterized through slow DC I/V sweep
measurements which cannot probe fast recoverable traps.
This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/
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FIGURE 1. Device structure: (a) The schematic diagram of cross section
and (b) photograph of the TO-247 packaged device.
To the author’s knowledge, the energy distribution of the
border traps in AlGaN/GaN MIS-HEMT gate stack across
the entire energy range has not been widely studied yet.
We have recently developed a threshold voltage shift
(Vth) based technique that can probe the energy distri-
bution of positive charges across the whole energy domain
for Si MOSFETs using fast pulse measurements [12]–[15].
Similar methodology is adopted in this work for AlGaN/GaN
MIS-HEMT. Due to the power limitation of the commercial
pulse measurement units, their output voltage range is usu-
ally insufficient for power devices. To make the technique
more universal and applicable on mainstream semiconductor
analyzer equipment such as source measure units (SMUs),
a discharging-based trap energy profile (DTEP) technique
is proposed in this work to overcome this output voltage
range issue by replacing the fast pulse measurements with
DC spot-Id measurements, as detailed in Section II.
II. DEVICE PREPARATION
The structure of the AlGaN/GaN MIS-HEMT device used
in this work is given in Fig. 1. Al0.25Ga0.75N/GaN hetero-
structure was grown on Si (111) substrate, which consists
of a 25 nm Al0.25Ga0.75N barrier layer, a 2 µm GaN buffer
layer, and a GaN transition layer. A 30 nm SiNx layer was
then deposited on the AlGaN barrier layer for dielectric
layer. The device has a gate length of 4 μm, a gate width of
17 mm, gate-source space of 3 µm, and gate-drain space of
15 µm. Finally, the SiO2/SiNx (300 nm/600 nm) was grown
on the surface to passivate device. Owing to the high energy
barrier of SiNx layer, the gate leakage is suppressed to sub
1nA across the entire operation region, as shown in Fig. 2.
III. EXPERIMENTS AND RESULTS
A. CHARACTERIZATION OF DEGRADATION UNDER
FORWARD AND REVERSE BIAS STRESS
To suppress the unintentional recovery during the measure-
ment, spot-Id [16] sense measurement is adopted instead of
slow DC I/V sweep measurement to characterize the degra-
dation as shown in Fig. 3. Prior to the stress, a pre-stress
DC I–V sweep with Vg sweeps from −10V to 0V and
Vd = 0.1V is performed with the device (not drawn in
Fig. 3) and serves as reference characteristic for the deter-
mination of the threshold voltage shift (Vth). A stress
voltage, Vgstress, is then applied on the device, an inter-
mittent drain current Id sensing at Vgmeasure is monitored in
FIGURE 2. Transfer characteristic and gate leakage of the device,
Vd = 0.1V.
FIGURE 3. Test waveform of the spot-Id sense measurement.
a preset log-incremental stress time to capture the degrada-
tion kinetics. Drain is biased at 0V during stress phase and
0.1V during sense phase. Measurement time is set to 1 mil-
lisecond as a trade-off between the gate lag effect [17] and
the escaping of the fast recoverable border traps [18]. All
the measurements are conducted on Keysight B1500A under
room temperature (25◦C). Note due to the limitation of
Keysight B1500 software [19], the waveform in Fig. 3 needs
to be constructed by a combination of multiple I/V-t sampling
tests, and there is a ∼2 seconds delay between 2 different
tests, users need to switch on the “output bias hold” option
to maintain the stress bias during the test delay, thus the
stress time period cannot be set to less than 2 seconds. In
this work, the minimum stress time was set to 5 seconds.
The spot-Id sense measurement converts the Id drop (Id)
at a constant Vgmeasure to Vth by projecting Id to the
fresh transfer characteristic, as shown in Fig. 4a. Note this
conversion method is only accurate while the mobility and
on-resistance remains unchanged before and after stress,
which is the case on our device. Fig. 4 depicts a compari-
son between the transfer characteristics at the end of −13V
1000s (1ks) and +10V 1ks, it turns out the mobility and
Ron do hardly changes in these 2 extreme cases, as shown
in the inset of Fig. 4a, the max-gm value is the same for
the two transfer characteristics, suggesting they possess the
same mobility [20] and Ron. In addition, Vth at different
Vgmeasure were calculated and compared with the max gm
method extracted value, as shown in Fig. 4b. It is observed
that Vgmeasure selection has little impact on Vth conversion,
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FIGURE 4. (a) Illustration of the Id∼Vth conversion, the 2 transfer
characteristics were measured at the end of −13V 1ks (blue) and +10V
1ks (red), respectively. The inset shows the gm value of the 2 transfer
characteristics. (b) Comparison of Vth converted from Id at different
Vgmeasure and extracted from max gm method.
and the converted Vth is very close to the max gm method
extracted value, further justifying the spot-Id sense method.
A typical spot-Id sense experiment results are given in
Fig. 5. The device is subjected to a +10V/−13V alternating
stress, in each phase the stress time is set from 5s to 1ks.
Fig. 5a shows Vth reaches 2.81V after +10V 1ks stress,
and the degradation can be fully recovered after -13V 1ks.
Note Vth here is much larger than the I/V sweep measure-
ment (Fig. 4b), as it contains fast recoverable border traps.
Moreover, the stress and recovery kinetics in different cycles
exhibit tiny difference, as illustrated in Fig. 5b, indicating
there is no trap generation during forward/reverse bias stress
up/down to +10V/−13V.
B. PRINCIPLES OF THE DTEP TECHNIQUE
The waveform of the proposed DTEP technique is depicted
in Fig. 6. A spot Id sense measurement under high forward
bias stress voltage, Vgstress, is firstly applied on the device
to fill available border traps, stress time is set from 5s to
1ks. After the stress time reaches 1ks, Vg then steps down
by a predefined Vg gradually to discharge the available
border traps until the last Vgdischarge is met. The discharging
FIGURE 5. (a) Vth under +10V/−13V alternating forward/reverse bias
stress, the +10V 1ks stress induced degradation is fully recoverable under
−13V 1ks; (b) +10V/−13V exhibits the same charging/discharging kinetics,
suggesting no extra traps were generated during forward/reverse bias
stress.
time for each Vgdischarge is set from 5 seconds to 100 sec-
onds to alleviating the charging effect under relatively high
Vgdischarge levels, as detailed in the explanation of principles
of the DTEP technique.
Fig. 7 illustrates the principles of DTEP technique to
extract border traps’ energy distribution. Considering the
case of Vgdischarge drops from Vgdischarge,i to Vgdischarge,i+1,
the fermi level Ef lowers down, accommodating a shaded
region, where the filled border traps’ energy is now above
Ef. Given sufficient discharging time, all the border traps
in the shaded region should be able to discharge, either
by tunneling through the AlGaN barrier or via trap-assisted
conduction [21]. By sweeping Vgdischarge from the forwards
bias stress level to the reverse bias, the density of border
traps across the entire energy domain is achieved.
C. ENERGY DISTRIBUTION EXTRACTION
Note since the spatial distribution of border traps is not
known, and traps located in AlGaN barrier and AlGaN/GaN
interface could also induce Vth, the concept of effective
trap density is used in this work similarly to the early
works [22], [23]. Traps are assumed to be at the SiNx/AlGaN
interface and the effective density is required to induce the
same Vth as that by the real spatially distributed traps
spreading in the whole gate stack.
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FIGURE 6. Test waveform of the DTEP technique.
FIGURE 7. Illustration of the principle of DTEP technique to extract border
traps’ energy distribution, the solid/dashed band diagram represent the
energy band under Vgdischarge,i/Vgdischarge,i+1 respectively.
A typical test result of the DTEP technique is given in
Fig. 8a. Vgstress = +10V, Vgdischarge gradually lowers down
from 9V to -13V at a constant step Vg = 1V. Note
Vg cannot be set too small in order to guarantee dis-
charging is dominant during all Vgdischarge. We see Vth
reaches 2.37V after +10V 1ks stress. Vg then lowers down
to Vgdischarge,1 = 9V, Vth starts to decrease due to the
discharging of the border traps as explained before. As dis-
charging time evolves, Vth gradually decreases, as shown
by the ‘’ in Fig. 8a. Note since the first discharging time
is already 5s, there is an abrupt drop of Vth from the
last value of Vgdischarge,i to the first value of Vgdischarge,i+1,
and suggesting the majority of border traps locate close to
the SiNx/AlGaN interface and discharge within 5 seconds.
After the discharging time Tdischarge reaches the predefined
value (100 seconds here to avoid further trapping and guaran-
tee the discharging process to be dominant), Vgdischarge then
keeps dropping and similar Vth kinetics against Tdischarg
is observed. By plotting the Vth value in the end of the
discharging time against the corresponding overdrive voltage
Vgov = Vg−Vth, Vth profile against Vgov can be obtained,
as shown by the ‘’ in Fig. 8b. The Vth∼Vgov profiles
extracted at different discharging time are also plotted as
a comparison in Fig. 8b, the negligible difference further
indicates that 25∼100 seconds is capable to discharge most
available border traps.
To obtain the border traps’ energy distribution,
Vth∼Vgov needs to be converted to trap density against
trap energy. As we use effective trap density at SiNx/AlGaN
FIGURE 8. (a) Typical results of the DTEP technique. The slow down of
Vth decline after 25s indicates the majority of available border traps are
discharged. (b) Vth against Vgov at different Tdischarge.
interface, the cumulative trap density Ntrap can be
obtained by
Ntrap = Vth · CSiNx/q (1)
where q is the basic electric charge and CSiNx is the
capacitance perunit area calculated by
CSiNx = εSiNx · ε0/TSiNx (2)
where εSiNx is the coefficient of SiNx, ε0 is vacuum
dielectric constant and TSiNx is the thickness of the SiNx
dielectric layer. Assuming all the border traps above Ef is
empty and below Ef is filled, the trap energy then equals
to Ef thus its relation to Vgov can be obtained from TCAD
simulations [24], as shown in the inset of Fig. 9a. Combining
Equations 1&2 and Vgov∼Ec−Etrap(Ec is the bottom of con-
duction band at SiNx/AlGaN interface), the cumulative trap
density Ntrap∼Ec−Etrap distribution is calculated and shown
in Fig. 9a. After obtaining Ntrap distribution, density distribu-
tion Dtrap can be derived from the first order differentiation
on Ntrap, as shown in Fig. 9b. Overall, in the range of
Ec−Etrap from-1.78eV to −0.26eV, Dtrap becomes higher
as Etrap approaching Ec. Moreover, two notable peaks are
observed at Ec−Etrap = −0.46eV and −0.3eV, with the
peak density of 2.91 × 1011 and 8.93 × 1011cm−2·eV−1
respectively.
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FIGURE 9. (a) Cumulative border traps’ density Ntrap against trap energy
Ec−Etrap, the inset shows the conversion from Vgov to energy, which is
obtained from TCAD simulation. (b) Energy distribution of border traps’
density Dtrap against trap energy Ec -Etrap, the inset enlarges the
distribution plot in trap energy of [−0.75, −0.2] region for better
observation.
To test the robustness of the proposed technique, DTEP
experiments are conducted under different temperatures. The
extracted energy distribution results are shown in Fig. 10.
We see although the overall trap density distribution becomes
slightly higher as temperature rises, they exhibit the same
shape, indicating the extracted energy distribution is of phys-
ical meaning and the proposed technique is robust against
temperature. The overall slight higher trap density might be
caused by the fact that, some inactive traps under room tem-
perature, either due to a further location from SiNx/AlGaN
interface, or due to a high activation energy, become available
to be involved (trapping/detrapping) within our experiment
time domain under elevated temperatures.
IV. CONCLUSION
A discharging-based fast extraction method of energy dis-
tribution of border traps in AlGaN/GaN MIS-HEMT is
proposed in this brief. The method adopts spot-Id sense mea-
surement with 1 millisecond measurement time to capture
both fast and slow border traps. The experiment results show
the overall border trap density, Dtrap, becomes higher as
Etrap approaching Ec, in the range of Ec−Etrap from-1.78eV
FIGURE 10. (a) Effect of temperature on the energy distribution of Dtrap.
(b) An enlarged plot of Dtrap energy distribution in trap energy range of
[−0.7, −0.2] for clearer observation.
to −0.26eV. Moreover, two notable peaks are observed at
Ec−Etrap = −0.46eV and −0.3eV, with the peak density of
2.91 × 1011 and 8.93 × 1011cm−2·eV−1 respectively. The
method is of potential use for quick process screening and
improvement of device performance and reliability.
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